HMP – Lab Instructions

Copyright 2017 © Embedded Artists AB

i.MX7 Dual Heterogeneous Multi-Processing Lab Instructions



Embedded Artists AB

Davidshallsgatan 16 SE-211 45 Malmö Sweden

http://www.EmbeddedArtists.com

Copyright 2017 © Embedded Artists AB. All rights reserved.

No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise, without the prior written permission of Embedded Artists AB.

Disclaimer

Embedded Artists AB makes no representation or warranties with respect to the contents hereof and specifically disclaim any implied warranties or merchantability or fitness for any particular purpose. Information in this publication is subject to change without notice and does not represent a commitment on the part of Embedded Artists AB.

Feedback

We appreciate any feedback you may have for improvements on this document. Send your comments by using the contact form: <u>www.embeddedartists.com/contact</u>.

Trademarks

All brand and product names mentioned herein are trademarks, services marks, registered trademarks, or registered service marks of their respective owners and should be treated as such.

Table of Contents

1 Document Revision History 5
2 Introduction
2.1 Additional Documentation
2.2 Conventions
3 Lab Setup7
3.1 Needed Hardware
3.2 DS-MDK
3.2.1 Installation
3.2.2 Package Manager
4 Lab 1: Cortex-M4 – Flash an LED 9
4.1 Introduction
4.2 Install Blinky Application
4.3 Setup the Hardware 10
4.3.1 Connect the debug adapter 10
4.3.2 UART interfaces
4.4 Run Application via Debug Connection
4.4.1 Setup debug configuration
4.5 Flash an LED
4.5.1 Setup hardware
4.5.2 Moully source code
5 Lab 2: Cortex-A7 – Flash an LED 18
5.1 Introduction
5.2 Create Hello World Application
5.3 Setup Hardware
5.3.1 IP Address
5.4 Create RSE Connection
5.5 Create Debug Configuration
5.6 Flash an LED
5.6.1 Setup hardware
5.6.2 Modify source code
6 Lab 3: Resource Usage between Cores 27
6.1 Introduction
6.2 Resource Domain Controller (RDC) 27
6.2.1 Initialization
6.2.2 Exclusive access to GPIO1
6.2.3 Shared access to GPIO1
6.3 Hardware Semaphore (SEM4) 29
6.4 Device Tree Files
6.4.1 Introduction

6.4.2	Reserve resources for Cortex-M4	31
6.5	Conclusion	31
7 I	Lab 4: Communication between Cores	32
7.1	Introduction	32
7.2	Cortex-M4: RPMsg TTY	32
7.3	Cortex-A7: Linux Application TTY	33
7.4	RPMsg Implementation	35
7.4.1	Shared memory	35
7.4.2	Messaging Unit	36
8 1	Miscellaneous 3	37
8.1	LPC-Link 2 with CMSIS-DAP Firmware	37
8.1.1	Install the Firmware	37
8.1.2	LPC-Link 2 doesn't enumerate with CMSIS-DAP Firmware	38
8.1.3	Cannot find LPC-Link 2 in DS-MDK	38
8.2	Tera Term: Output isn't aligned	40
8.3	Allow user "root" to use an SSH connection	41
8.4	Enable 'Early printk' in the Kernel	42